Brendan Gregg

MARCH 16, 2024

As my former Sun Microsystems colleague Eric Schrock (nickname Schrock) wrote in November 2004 : "On i386, you at least had the advantage of increasing the number of usable registers by 20%. This technique saves two instructions in the prologue and epilogue and makes one additional general-purpose register (%rbp) available."

Java 137

Java Cache Google Hardware 137

Randon ASCII

JANUARY 12, 2022

In 2004 I was working for Microsoft in the Xbox group, and a new console was being created. The Xbox 360 CPU had three PowerPC cores and a 1 MB L2 cache and these features are clearly visible on the wafer. I used to know what the visible elements of the CPU cores were (L1 caches? To the left of that is one of the CPU cores.

Cache 126

Cache Latency Benchmarking Hardware 126

SQL Server According to Bob

JANUARY 11, 2020

Microsoft SQL Server I/O Basics Author: ​​ Bob Dorr, Microsoft SQL Server Escalation Published: ​​ December, 2004 SUMMARY: ​​ Learn the I/O requirements for Microsoft SQL Server database file operations. © ​​ 2004 Microsoft Corporation. ​​ All rights reserved.

Servers 40

Servers Cache Media Hardware 40

SQL Server According to Bob

JANUARY 11, 2020

Time of Last Access The time of last access is a caching ​​ algorithm ​​ that enables ​​ cache ​​ entries to be ordered by their ​​ access times.

Servers 40

Servers Cache Database Media 40